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This thesis deals with the timing error problem that appears in high frequency
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and inaccuracies happened during fabrication, result in diﬀerent time delays in
diﬀerent branches of a Digital to Analog Converter. The consequence of this
inequality is having the data for diﬀerent bits not arriving to the summation
point at the same time. This timing error will create some glitches in the output
analog signal
A new approach is introduced in this work that measures the timing error among
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the error measurement and its correction process done on chip, this approach can
correct the errors created by both sources. This idea was implemented and tested
in Eldo simulator. A timing error of 8pS was inserted to the MSB branch of a
10-bit binary coded DAC. After performing the calibration process on this DAC,
the SFDR of the output signal was increased by about 3.2dB.
Keywords: timing error, RF-DAC, DAC, timing calibration, up-converting DAC
iii
Preface
This work has been done at Aalto University, department of Micro- and Nanoscience.
It was an independent student project.
I would like to thank Professor Jussi Ryynänen for his supervision over my thesis.
Also, my thanks go to Kari Stadius for his instructions during diﬀerent phases of
the thesis. In addition, I would like to thank Jerry Lemberg for his helpful advices
and consultations about diﬀerent details of the work.
Finally, I would like to thank all people without help of whom it was not possible
to get this work done.
Otaniemi, 22.01.2015
Arash Azimirad
iv
Contents
Abstract ii
Preface iii
Contents iv
Symbols and abbreviations vi
1 Introduction 1
2 Digital to Analog Converters, basic techniques and deﬁnitions 4
2.1 Ideal DAC . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 4
2.1.1 Non Return-to-Zero DAC . . . . . . . . . . . . . . . . . . . . 4
2.1.2 Return-to-Zero DAC . . . . . . . . . . . . . . . . . . . . . . . 7
2.1.3 Nyquist-Shannon sampling theory . . . . . . . . . . . . . . . . 8
2.2 DAC topologies . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 8
2.2.1 Resistor DAC . . . . . . . . . . . . . . . . . . . . . . . . . . . 9
2.2.2 Capacitor DAC . . . . . . . . . . . . . . . . . . . . . . . . . . 9
2.2.3 Current steering DAC . . . . . . . . . . . . . . . . . . . . . . 10
2.3 Techniques for improving performance of DACs . . . . . . . . . . . . 10
2.3.1 Diﬀerential topology . . . . . . . . . . . . . . . . . . . . . . . 10
2.3.2 Thermometer coding . . . . . . . . . . . . . . . . . . . . . . . 12
2.3.3 Noise Shaping . . . . . . . . . . . . . . . . . . . . . . . . . . . 14
2.3.4 Deglitching . . . . . . . . . . . . . . . . . . . . . . . . . . . . 15
2.3.5 Delta-Sigma DAC . . . . . . . . . . . . . . . . . . . . . . . . . 16
2.3.6 Dynamic Mismatch Mapping . . . . . . . . . . . . . . . . . . . 17
2.4 Deﬁnition of performance ﬁgures . . . . . . . . . . . . . . . . . . . . 19
2.4.1 Static accuracy . . . . . . . . . . . . . . . . . . . . . . . . . . 19
2.4.2 Dynamic accuracy . . . . . . . . . . . . . . . . . . . . . . . . 21
3 Solutions 24
3.1 Introduction . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 24
3.2 Timing error detector unit . . . . . . . . . . . . . . . . . . . . . . . . 25
3.2.1 Theory . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 25
3.2.2 Simulation results . . . . . . . . . . . . . . . . . . . . . . . . . 30
3.3 Delay unit . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 31
4 Implementation and simulation results 34
4.1 Implementation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 34
4.2 Calibration process and simulation results . . . . . . . . . . . . . . . 37
5 Conclusions 43
6 Appendix A- Dynamic ﬂip-ﬂops 44
v7 Appendix B- Comparison between the output of RF-DAC trans-
mitter and DCT 47
vi
Symbols and abbreviations
Symbols
δK Dirac sequence
fCLK Frequency of Clock signal
fLO Frequency of Local oscillator
T Period
Abbreviations
ADC Analog to Digital Converter
CLK Clock
DAC Digital to Analog Converter
DCT Direct Conversion Transmitter
DMM Dynamic Mismatch Mapping
DNL Diﬀerential Non-Linearity
Efm,i Non-linearity error of the fundamental component at the i input
Efm,code Integral non-linearity error of the fundamental component at an input code
E2fm,i Non-linearity error of the second harmonic component at the i input
E2fm,i Integral non-linearity error of the second harmonic component at an input code
FS Full Scale
FSR Full Scale Range
FUNDactual The actual fundamental component of the DAC output
FUNDideal The ideal fundamental component of the DAC output
HC2ideal The ideal second harmonic component of the DAC output
HC2actual The actual second harmonic component of the DAC output
IC Integrated Circuit
INL Integral Non-Linearity
LO Local (signal/carrier)
LSB least Signiﬁcant Bit
MSB Most Signiﬁcant Bit
NRZ Non Return to Zero
NTF Noise Transfer Function
OSR Over Sampling Ratio
PA Power Ampliﬁer
PSD Power Spectral Density
RF Radio Frequency
RF-DAC Radio Frequency Digital to Analog Converter
RZ Return to Zero
SFDR Spurious Free Dynamic Range
SNR Signal to Noise Ratio
ZOH Zero Order Hold
11 Introduction
Transmitters were classically designed as depicted in Figure 1 [1]:
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Figure 1: Direct Conversion Transmitter (DCT)
This kind of transmitter is called Direct Conversion Transmitter (DCT). As we
can see, the digital data is converted to analog at the baseband and then, after
ﬁltering, that analog data is up converted by mixer.
About 10 years ago in [2] a new architecture called RF-DAC was introduced as
a replacement for DCT [1]. Since that time various versions of RF-DAC have been
designed. The general structure of a RF-DAC can be illustrated as in Figure 2:
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Figure 2: RF-DAC Transmitter
The input digital data is given to the transmitter with the frequency at which we
want to send the signal to the air, i.e., the carrier frequency. So, there is no need for
up-conversion (for reading about the draw back of RF-DAC transmitter compared
to DCT, refer to Appendix B). Then after creating a 90-degree phase diﬀerence
between the I and Q signals, they are added up together to make a unique digital
signal. Then this signal is converted to analog.
We can see that the DACs used in RF-DAC transmitters work at frequencies
much higher than the ones used in DCTs. This fact forces us to deal with a problem
2called "Timing errors in DACs". Before continuing this argument, it is better to
ﬁrst explain what exactly this problem is. In Figure 3 the general structure of a
DAC is illustrated:
D/A
D/A
D/A
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b1
b2
bn
OUT
Figure 3: The general structure of a DAC
The output of this DAC in the ideal case will be as follows (assuming that the
signal is a ramp, for example):
VOUT
t
Figure 4: The output of an ideal DAC to a ramp input
However, in practice the signals at the branches of diﬀerent bits of the DAC
do not move forward simultaneously, due to diﬀerent delays that they face in their
paths (the source of these delays are factors like diﬀerent path lengths, errors is
transistor sizing during fabrication process, ...). These delays are modeled in the
diagram of Figure 5:
Delay1
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Figure 5: The realistic model of a DAC
There will be some glitches in the output of this DAC at the transition points of
the signal, as illustrated in Figure 6:
VOUT
t
Figure 6: The output of a real DAC
Because the delay times are small, the frequency of these glitches are high. So,
for the DACs not operating at high frequencies, these glitches are not a big problem
and can be easily ﬁltered out at the output. But, as the operating frequency of the
DAC grows, ﬁltering these glitches becomes more diﬃcult.
Now, returning back to our earlier discussion about DCTs and RF-DAC trans-
mitters, the DACs in the RF-DAC transmitter architecture usually deal with timing
error problem. And as this structure is becoming more popular, the need for solu-
tions for this problem is becoming more serious.
The object of this thesis is ﬁnding solutions for the timing error problem in RF-
DACs. In this thesis we do not go through the design of the whole transmitter and
just focus on the RF-DAC itself. The results can be useful for high-speed DACs
which are used for applications other than transmitters, as well.
42 Digital to Analog Converters, basic techniques
and deﬁnitions
In this section some basic concepts and deﬁnitions about Digital to Analog Con-
verters are explained.
2.1 Ideal DAC
Any digital code can be expressed as follows [3]:
d =
B−1∑
i=0
2i.bi bi ∈ [0, 1] (1)
By multiplying Equation 1 to a constant value like ∆ we will have:
u = ∆.
B−1∑
i=0
2i.bi (2)
This equation is the basis of the operation of Digital to Analog Converters. The
values of the terms ∆.2i are created either by voltage or current or electrical charge.
Usually a reference source with the value of ∆ is used for creating diﬀerent ∆.2i
terms. The operation of the terms bi is realized by the use of switches. We can see
that equation 2 can take on only some speciﬁc discrete values. The step size between
two consequent values is∆. It means that if we want to convert an analog signal with
its amplitude between uk = ∆.2
k and uk+1 = ∆.2
k+1 to digital, we should choose
one of the values uK and uk+1. This unavoidable error created due to the digital to
analog conversion is called "Quantization error". The value of quantization error is
between −1
2
∆ and +1
2
∆.[3]
Another term deﬁned for DACs is Full Scale Range (FSR). It shows the maximum
amplitude that the DAC can sweep in its output. Considering equation 2, we can
derive the relation for FSR as follows [3]:
FSR = u|b0,b1,...,bB−1=1−u|b0,b1,...,bB−1=0 = ∆.
B−1∑
i=0
2i.1−∆.
B−1∑
i=0
2i.0 = ∆.(2B−1) (3)
2.1.1 Non Return-to-Zero DAC
We deﬁne the Non-return-to-Zero DAC as a DAC with an impulse response with
the shape of a rect() function (Figure 7.a), as follows [3]:
ρNRZ(t) = rect(
t− T
2
T
) (4)
The input data is a series of numbers, like dk in Figure 7.b [3]. The output of the
DAC in time domain can be derived by multiplying each instance of dk to the rect()
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Figure 7: Ideal NRZ DAC input and output: (a) impulse response (b) typical digital
input and the output of the DAC for it
function of 4 [3]:
uNRZ(t) =
∑
k
dk.uNRZ(t− k.T ) =
∑
k
dk.rect(
t− k.T − T
2
T
) (5)
For investigating the output of the NRZ-DAC in frequency domain, we should cal-
culate the Fourier transform of 5. Equation 5 can be written as follows [3]:
uNRZ(t) = [d(t).
∑
k
δ(t− k.T )] ∗ ρNRZ(t) (6)
Now for calculating the fourier transform of 5 we can multiply the fourier transform
of each of the expresssions on the sides of the convolution sign in 6. The fourier
transform of ρNRZ(t) is:
ρNRZ(t) = rect(
t− T
2
T
)⇒ ρNRZ(jω) = T.
sinωT
2
ωT
2
.e−
jωT
2 (7)
So, the fourier transform of 6 will be [3]:
UNRZ(jω) =
1
T
∑
m
D(j(ω −m
2pi
T
)).ρNRZ(jω) (8)
|UNRZ(jω)| and also |D(jω)| and |ρNRZ(jω)| are drawn in Figure 8 [3]. The fre-
quency response of the NRZ-DAC is a sinc() function with zeros at even multiples
of 2pi
T
.
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Figure 8: Spectrum of ideal NRZ DAC: )a (repetitive) input spectrum, (b) NRZ
DAC unit pulse spectrum, (c) NRZ DAC output spectrum
72.1.2 Return-to-Zero DAC
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Figure 9: Spectrum of ideal RZ DAC: (a) ideal time domain output waveform (b)
RZ DAC unit pulse spectrum (c) RZ DAC output spectrum
The time response of the Return-to-Zero (RZ) DAC is illustrated in Figure 9a
[3]. We can see that the width of the pulse is equal to a portion of the sampling
period. We call the fraction of TS
T
"Duty factor" and show it with D. For getting
8the frequency response of RZ-DAC we should change T in Equation 7 to TS [3]:
ρRZ(t) = rect(
t− TS
2
TS
)⇒ ρRZ(jω) = TS.
sinTS
2
ωTS
2
.e−
jωTS
2 (9)
Continuing in a manner similar to what we did for NRZ-DAC, we can get the
frequency response of RZ-DAC to a series of digital inputs, as follows:
URZ(jω) =
1
T
∑
m
D(j(ω −m
2pi
T
)).ρRZ(jω) (10)
The transfer function of the RZ-DAC and its output in frequency domain are
illustrated in ﬁgures 9b and 9c. The transfer function of RZ-DAC, similar to NRZ-
DAC, is a sinc(); With this diﬀerence that its zeros are at even multiples of 2pi
TS
, not
2pi
T
. It means that its ﬁrst zero is at bigger frequency, compared to NRZ-DAC. This
will lead to less amplitude distortion [3]. However, the main reason for preﬀering RZ-
DAC to NRZ-DAC in some applications, is due to its better dynamic performance.
This feature is based on its hardware implementation [3]. But, this advantage comes
with the drawback of having the the power of the base band signal weakened by the
factor of (TS
T
)2 (compared to NRZ-DAC) [3].
2.1.3 Nyquist-Shannon sampling theory
Nyquist-Shannon sampling theory is one of the fundamental theories about Analog
to Digital and Digital to Analog conversion. It can be explained as follows:
The minimum sampling frequency that is needed for sampling an analog signal
with highest frequency component of fH , in order to be able to reconstruct it from
the samples later, without any data loss, is 2fH . [4]
The frequency 2fH is called the Nyquist frequency.
"Aliasing" and "Over sampling" are two terms about sampling which are related
to Nyquist frequency. They are deﬁned as follows:
2.1.3.1 Aliasing If we have component with a frequency over Nyquist frequency
at the input of an ADC, they will be folded back or replicated at frequencies above or
below the Nyquist frequency. This phenomena is called "Aliasing". For preventing
this issue, proper ﬁltering should be done before giving the signal to the ADC [5].
2.1.3.2 Over sampling If we sample analog signal at frequencies much higher
than Nyquist frequency, we have "oversampled" it. Oversampling decreases quanti-
zation noise and improves signal quality [5].
2.2 DAC topologies
There are three main topologies used for implementing DACs. They are brieﬂy
explained in the following parts.
92.2.1 Resistor DAC
This is the most simple implementation of DACs. In Figure 10 [6] a form of this
topology called R-2R ladder is illustrated:
Vout
R
2R2R2R2R2R2R
RRRR
Vref
b0b1b2b3b4
Figure 10: 5-bit R-2R ladder DAC
By changing the position of the bit switches, we can make all the analog voltages
corresponding to diﬀerent binary input codes.
For getting nice accuracy the ratio of resistors should be implemented accurately.
Non linearities of the resistors and the buﬀer and also the buﬀer bandwidth and the
large RC time constant of this topology degrade its linearity and speed. So, this
structure is not convenient for high speed conversion applications. [6]
2.2.2 Capacitor DAC
Vout
Vref
Cf
C2C4C8C16C
b0b1b2b3b4
Figure 11: 5-bit switched capacitor DAC
You can see the schematic of this topology in Figure 11 [6]. The conversion
is performed in two phases; In the ﬁrst phase, the binary capacitors are connected
either to the reference voltage or to ground, based on the value of their corresponding
bits. In this phase the feedback capacitor is shorted. In the second phase, all
the input switches connect one end of all binary capacitors to ground, and the
switch around the feedback capacitor opens. In this way, the charge that all binary
capacitors had gathered during the ﬁrst phase, will be transfered to the output.
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The advantage of this topology is it's low power consumption. Similar to resis-
tor DAC, the accuracy of the DAC depends on the accuracy of the values of the
capacitors. Although it is faster than resistor DACs, but still speed and linearity
are the main problems in this structure. [6]
2.2.3 Current steering DAC
+ Vout -
b0b1b2b3b4
I2I4I8I16I
RL RL
Figure 12: 5-bit current steering DAC
The general structure of a ﬁve bit binary coded diﬀerential current steering DAC
is illustrated in Figure 12 [6]. The currents corresponding to diﬀerent input bits will
be added up together at the output node and change to voltage by ﬂowing to the
load resistance.
The acceptable performance of current steering DACs at high frequencies has
made them the only practical choice in such applications [7]. Another advantage of
this topology is having high output impedance and also having the output signal in
the form of current. Due to this feature they can drive a 50Ω standard load without
the need for buﬀer. [6]
2.3 Techniques for improving performance of DACs
2.3.1 Diﬀerential topology
Diﬀerential topology is usually preferred to single ended topology due to its better
noise performance. In the diﬀerential topology the common mode noise will be
eliminated. A single ended 10 bit DAC and a diﬀerential 10 bit DAC are illustrated
in ﬁgures 13 and 14, respectively:
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X1B0X2B1X4B2X512B9
VDD
RL
Vout
Figure 13: Single ended 10 bit DAC
D Q
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Io
D Q
Q
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Io
D Q
Q
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Io
B0
B1
B2
B9
X2
X4
X512
VDD VDD
RL RL
Vout
Vout
+
_
D Q
Q
Io
Io
Circuit diagram of the above blocks:
Figure 14: Diﬀerential 10 bit DAC
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We can see that in the diﬀerential case, both nodes of the output are branched
from signal line. It means that the noise existing on the input signal will be on both
nodes of the output which will result in them canceling out each other. While it is
not the case in the single ended mode. [1]
2.3.2 Thermometer coding
Thermometer coding or unary coding is a coding system for showing zero and natural
numbers with 1s and 0s. This coding system for numbers 0 to 5 is described in Table
1:
Number Thermometer code
0 0
1 10
2 110
3 1110
4 11110
5 111110
Table 1: Thermometer coding
This coding system changes the "rising and falling edge" glitches at the output
of a binary coded DAC, produced due to the diﬀerence between "switching oﬀ"
and "switching on" times of a transistor, to "just rising edge" or "just falling edge"
glitches (depending on whether the signal value is increasing or decreasing).
For clarifying this issue, we consider the output of a binary coded DAC and also
a thermometer coded DAC when their input data changes from the value of 2 to 5.
In this example we imagine the "switching on" delay time of a transistor to be 2
time units and its "switching oﬀ" time to be 1 time unit.
In the binary coded DAC this transition will be from the code "010" to the code
"101". The implementation of this transition in the related circuit is illustrated in
Figure 15:
B2 B1 B0
X4 X2 X1
B2 B1 B0
X4 X2 X1
VDD VDD
RL RL
Vout Vout
Figure 15: Transition from 2 to 5 in a binary coded DAC
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Considering the delay times we deﬁned above, the output wave of the DAC will
be as follows:
2
5
1 2 time
Vout
0
Figure 16: Output of the circuit in Figure 15
Now we consider this transition in a thermometer coded DAC. Thermometer
code for 2 is "110" and for 5, it is "111110". Implementation of this transition in
the circuit is illustrated in Figure 17:
B0B1B2B3B4B5
X1
RL
VDD
Vout
X1X1X1X1X1
B0B1B2B3B4B5
X1
RL
VDD
Vout
X1X1X1X1X1
Figure 17: Transition from 2 to 5 in a thermometer coded DAC
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By considering the delay times we deﬁned above for transistor switching times,
the output wave of this DAC will be as follows:
2
5
1 2 time
Vout
0
Figure 18: Output of the circuit in Figure 17
By comparing the waveforms of ﬁgures 16 and 18 we can see that the rising
and falling edge glitches have changed into "just rising" glitches thanks to the ther-
mometer coding. However, this advantage of thermometer coding comes with the
drawback of more IC area consumption, and also more complex control signals.
2.3.3 Noise Shaping
The spectrum of the quantization noise of a DAC is normally as depicted in Figure
19 [3]:
Sq(j)
ffCLK2
2
fCLK1
2
Δ2
12
Δ2
12
Δ2
12
fCLK1
2
fCLK2
2
Figure 19: Quantization noise of Nyquist rate DAC
By means of some techniques, called "Noise Shaping", we can change the quan-
tization noise spectrum of Figure 19 to something like Figure 20 [3]:
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Figure 20: Noise shaped quantization noise
As we can see in Figure 20, the quantization noise at desired frequency has
decreased signiﬁcantly. And it has become much larger at out-of-band frequencies.
Noise shaping idea was ﬁrst introduced by Cutler [8] in 1954 [9].
2.3.4 Deglitching
As explained in Introduction chapter, the timing error in DACs creates some glitches
at the output of the DAC, as it was illustrated in Figure 6. One solution for overcom-
ing this problem is "Deglitching". In this approach a unit called "track-and-hold"
(T&H) is inserted between the output of the DAC and the output node. As illus-
trated in Figure 21 [10], there is a switch in T&H unit which can connect/disconnect
the output of the DAC to/from the output node, by a control voltage. Also, a stor-
age unit (like a capacitor) is connected at the output node in order to reserve (hold)
the voltage of the output node, after the switch gets open.
DAC
T&H
Input
Data
DAC
Output
VControl
VOut
Figure 21: DAC and T&H unit
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In Figure 22 [10], we can see the wave forms of the voltages of diﬀerent nodes of
Figure 21. The control voltage consists of two phases; Track phase and Hold phase.
During Track phase the switch connects the output of the DAC to the output node.
This phase should start after the glitches at the output of the DAC are settled down
and it should ﬁnish before the glitches of the next cycle have started. During the
Hold phase the switch gets open. This phase starts before the glitches happen at
the output of the DAC, and it ﬁnishes after those gliches are settled down. During
this phase the output node reserves its previous voltage until the next Track phase
begins. As illustrated in Figure 22, through this approach we can prevent the glitches
at the output of the DAC from appearing at output node. However, implementing
the phases of the control voltage requires special care. In addition, distortion and
noise of T&H can aﬀect the performance of the DAC [10].
Input
Data
DAC
Output
VControl
VOut
T H T H T H T H T H
Figure 22: Waveforms of the circuit of Figure 21
2.3.5 Delta-Sigma DAC
Delta-Sigma is a modulation technique which is used in many electronic circuits,
including DACs. A Delta-Sigma modulator converts an analog signal to a stream
of bits. At each sample moment, instead of converting the analog signal amplitude
to a digital code, it calculates the diﬀerence (Delta) of the current sample with the
previous one. For making the original analog signal from these bits, we should add
(Sigma) them together [11].
There are several motivations for using Delta-Sigma modulators in DACs; Delta-
Sigma DACs have lower quantization noise in desired frequencies. The use of Delta-
Sigma modulators in DACs results in cheaper circuitry with less power consumption
[12]. If we want to achieve the resolution that we get with a Delta-Sigma DAC, with
a conventional DAC, we should use much more accurate analog components [13].
Figure 23, taken from [14], shows the diagram of a typical Delta-Sigma DAC.
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Figure 23: Diagram of a typical Delta-Sigma DAC
The output of Delta-Sigma modulator is one stream of 1s and 0s. But, the
input digital signal to this Delta-Sigma DAC, consists of several of such streams
(depending on the bit-count of the DAC). So, it means that in order to not loose
any data we need to have the sample rate of Delta-Sigma modulator output be much
more than the sample rate of input digital code. This increase in sample rate is done
by help of an interpolation ﬁlter. Interpolation ﬁlter ﬁrst inserts a ﬁxed amount of
zeros (depending on amount of desired increase in sample rate) between each two
consequent samples. Then by passing the resulted signal through a low-pass ﬁlter,
the zeros will become interpolated. Sigma-Delta modulator produces a stream of
bits. For each sample at the digital input, there is a ﬁxed number of bits at the
output of Delta-Sigma modulator. We have a 1-bit DAC at the output of Delta-
Sigma modulator that converts the bit stream to an analog signal. The produced
analog signal contains the data of the input signal in its baseband and most of
the quantization noise and the image of the input signal at higher bands. So, for
extracting data a low pass ﬁlter is needed at the output, as illustrated in Figure 23
[14].
2.3.6 Dynamic Mismatch Mapping
Dynamic Mismatch mapping (DMM) is a new approach introduced in [6]. Two new
parameters called Dynamic-DNL and Dynamic-INL are deﬁned as follows:
dynamic− INLcode =
√
|Efm,code|2 + |E2fm,code|2
|FUNDideal,1LSB|2
.LSB, code = 0− full scale
(11)
dynamic−DNLcode =
√
(|FUNDcode|2 + |HC2code|2)− (|FUNDcode−1|2 + |HC2code−1|2)
|FUNDideal,1LSB|2
−1,
code = 0− full scale (12)
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while
Efm,code = FUNDactual,code−FUNDideal,code =
code∑
i=1
Efm,i, , code = 0−full scale digital code
(13)
E2fm,code = HC2actual,code−HC2ideal,code =
code∑
i=1
E2fm,i, , code = 0−full scale digital code
(14)
FUNDideal: The ideal fundamental component of the DAC output
FUNDactual: The actual fundamental component of the DAC output
HC2ideal: The ideal second harmonic component of the DAC output
HC2actual: The actual second harmonic component of the DAC output
Efm,i: Non-linearity error of the fundamental component at the i input
E2fm,i: Non-linearity error of the second harmonic component at the i input
In this work ([6]) it is stated that parameters dynamic-INL and dynamic-DNL
show both amplitude and timing error of a DAC. So, by minimizing them for the
whole range of input codes we can minimize both amplitude and timing error of
the DAC. The good point about this approach is that for calculating dynamic-INL
and dynamic-DNL just we need to measure the output of the DAC at fundamental
and second harmonic components. And designing a circuit for this purpose is much
easier than designing a circuit for measuring small timing errors. In other words,
through this approach, we can decrease the timing error of the DAC without a need
for an accurate circuit that should measure small timing errors.
The solution that is oﬀered in this work for decreasing dynamic-INL and dynamic-
DNL of the DAC, is to arrange the order of the branches of the DAC in such a way
that their errors cancell out each other as much as possible, as illustrated in Figure
24 [6]:
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Figure 24: Two dimentional dynamic transfer curve of the fundamental component
of the modulated DAC output
2.4 Deﬁnition of performance ﬁgures
2.4.1 Static accuracy
Static accuracy parameter describe the DC characteristic of the DAC [3]. The
following ﬁgures are deﬁned for measuring the static accuracy of a DAC.
2.4.1.1 Gain and oﬀset error In Figure 25 [3] the ideal and measured char-
acteristic of a typical DAC is illustrated:
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Code
+FS-FS
VOFFSET
VFSP,meas
VFSP,ideal
VFSN,ideal
VFSN,meas
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- VFSN
VFSP
measured
characterisitic
ideal
characteristic
Figure 25: Gain and oﬀset error
The midscale point (MS) corresponds to an input code for which the output
voltage is zero. In a non-ideal DAC, the output for this code might be diﬀerent
from zero. In such a case we say that the DAC has some oﬀset voltage.Oﬀset
voltage is the value of output for the input code corresponding to MS (see Figure
25)
The gain error of the DAC is deﬁned as the diﬀerence of the full scale range of
the ideal characteristic and the measured one, after the oﬀset error is removed. So,
according to Figure 25, the gain error normalized to LSB will be as follows [3]:
GE =
∆VFSP −∆VFSN − VOFFSET
VLSB
(15)
2.4.1.2 Diﬀerential Nonlinearity Diﬀerential nonlinearity for an input code
is deﬁned as the diﬀerence between the height of the step corresponding to that code
(with respect to the previous code) and the height of the step for that code in the
ideal case (which is called LSB value). See Figure 26 [3]. Diﬀerential nonlinearity
is normally deﬁned with respect to the LSB height, so, the above value should be
divided by LSB voltage value. For a DAC, usually the minimum and maximum
value of DNL (for the whole range) is given. If the maximum value of DNL for a
DAC is less than 1, that DAC is guaranteed to be monotonic. [3]
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Vk,k-1
KK-1
VK
VK-1
Vout
Code
Ideal characteristic
Measured characteristic
Figure 26: Diﬀerential Nonlinearity
2.4.1.3 Integral Nonlinearity Integral nonlinearity for each code is deﬁned
as the height distance of the actual DAC output for that code from the output
characteristic of the ideal DAC. See Figure 27 [3].
Vout
Code
INL
INL
Ideal characteristic
Measured characteristic
Figure 27: Integral Nonlinearity
By comparing the deﬁnition of DNL and INL we will ﬁnd out that DNL for each
code just depends on the accuracy of the DAC response for that code while in the
case of INL, it depends not only on the accuracy of the DAC response for that code,
but also on its accuracy for all previous codes. [3]
2.4.2 Dynamic accuracy
2.4.2.1 Spurious free dynamic range DACs are mixed signal circuits. So,
except the harmonics of the carrier, we usually have some noise at other frequencies.
Spurious free dynamic range is deﬁned as the diﬀerence between the voltage level at
the carrier frequency and the highest voltage level when not considering the carrier
frequency. [15] See Figure 28 [3].
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Vout(f)
f
f1 2f1 3f10
Carrier
SFDR
noise floor
Figure 28: Spurious free dynamic range
2.4.2.2 Harmonic distortion If we give a tone signal to a non-linear circuit
(which can be a DAC as well), at the output, we will have not only components
at the frequency of the input tone, but also at integer multiples of the input fre-
quency. These unwanted components at the output are called harmonic distortion
components. (look at Figure 29 [3])
Vout(f)
f
f1 2f1 3f10
Carrier
noise floor
Figure 29: Harmonic distortion components
Harmonic distortion component at the k.fi frequency (fi is the frequency of the
input sinusoid) is deﬁned as follows:
HDk = 20log10(Ak/Ai) (16)
where Ai is the magnitude of the output at the frequency fi and Ak is the magnitude
of the output at the frequency k.fi. [3]
2.4.2.3 Intermodulation distortion If we give two sine waves with frequencies
f1 and f2 to a nonlinear circuit (which can be a DAC as well), at the output not
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only we will have components at f1 and f2 and their harmonics (k.f1 and k.f2, with
k being an integer), but also at frequencies like f1 − f2, 2f1 + f2, ... . For clarifying
this issue lets imagine a circuit with third order non-linearity as follow:
Vout(t) = k1Vin(t) + k2V
2
in(t) + k3V
3
in(t) (17)
By giving the input Vin(t) = A1cos(ω1t)+A2cos(ω2t) to this circuit, the output will
be as follows:
Vout(t) =
1
2
k2(A
2
1+A
2
2)+[k1A1+k3
3A31 + 6A1A
2
2
4
]cos(ω1t)+[k1A2+k3
3A32 + 6A
2
1A2
4
]cos(ω2t)+
1
2
k2A
2
1cos(2ω1t) +
1
2
k2A
2
2cos(2ω2t) +
1
4
k3A
3
1cos(3ω1t) +
1
4
k3A
3
2cos(3ω2t)+
k2A1A2[cos(ω1t−ω2t)+cos(ω1t+ω2t)]+
3
4
k3A
2
1A2cos(2ω1t+ω2t)+
3
4
k3A1A
2
2cos(ω1t+2ω2t)+
3
4
k3A
2
1A2cos(2ω1t− ω2t) +
3
4
k3A1A
2
2cos(2ω2t− ω1t) (18)
The last two terms in the above expression (which are at frequencis 2f1 − f2 and
2f2 − f1) are the most problematic components. Because in the case that f1 and
f2 are close together, these components will be placed at close neighboring of the
wanted components of the output (i.e., components at f1 and f2). These components
are called third order intermodulation products. [15]
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3 Solutions
Most of previous works done in the area of DAC calibration deal with the problem
of amplitude error in DACs; as some examples we can name [16], [17], [18], [19], [20],
[21], [22]. Timing error calibration is a quite untouched area. The most serious work
done in this area that we could ﬁnd was [23]. That is a comprehensive work that
tries to solve both amplitude and timing error in I-Q transmitters. In this thesis the
focus is just on timing errors in DACs. A new approach is introduced in this work
that is explained in this chapter.
3.1 Introduction
The general idea is illustrated in Figure 30. We choose one current cell as reference
and calibrate other cells with respect to that, one by one. If the selected cell has
more time delay than the reference cell, we decrease the delay in its delay unit. And,
on the other hand, if it has less time delay than the reference cell, we increase the
delay in its delay unit.
Delay
Delay
b0
bn
RD
VDD
Timing
error
detection
Figure 30: The general idea of the proposed approach
In the following the structure of the timing error detector and the delay unit are
explained.
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3.2 Timing error detector unit
3.2.1 Theory
The circuit diagram of the error detector unit can be found inside Figure 31.
Delay
Delay
RD
VDD
0.8V
0.4V
DAC_Out
COMPU_Out
COMPD_Out
COMPU
COMPD
bi
bj
+
_
VoutCS
RS
D
+
+
_
_
Figure 31: Illustration of error detector
For measuring the timing error between two selected cells, we give identical (with
the same phase) square wave pulses to their input (The input to the other cells is
zero). If there is a timing diﬀerence between these cells, the signal at the output of
DAC will be as follows:
1.2V
0.6V
0V
due to timing error
between two cells
due to timing error
between two cells
Figure 32: The output of an uncalibrated DAC to measuring signals
In Figure 32, the assumption is that the voltage that each cell contributes to the
output, when being on, is 0.6V. We know that in practice this voltage is much less
than this value. This assumption is used in here for the sake of simplicity. However,
we agree that if this voltage is so small, the job of the error detector unit will be
more diﬃcult. But, even in that case, the solution is not diﬃcult; We can have two
resistors in place of RD which can be selected by switches. One with a larger value
that will be used for the calibration process and the other one with a smaller value
that will be used during the normal operation of the DAC. Or another solution is
the insertion of an ampliﬁer stage at the output of the DAC.
In Figure 33, the signals in some nodes of the error detector unit are illustrated:
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tDDMAX
tDUMAX
1.2V
0.8V
0.6V
0.4V
0V
DAC_OUT
COMPU_OUT
COMPD_OUT
COMPU_OUT
-
COMPD_OUT
Figure 33
We can see that the duty cycle of the COMPU_OUT - COMPD_OUT signal is
in direct relation with the timing diﬀerence of the two cells. So, if we can measure
the power of this signal by some means, then all we need to do will be changing
the delay at the input of the target cell (the cell that is under comparison with
the reference cell) to minimize this power. The power measurement task is done by
converting this signal to DC with a diode and a capacitor (Then this DC level can
be measured with an ADC. This part is not considered in this work).
In Figure 33, for the sake of simplicity, the comparators are assumed to be
without delay (This delay is taken into account in the simulation part). However,
we know that in practice comparators have some tens of picoseconds response delay.
In Figure 33 we can see that the maximum delay that the COMPU can have is equal
to tDUMAX and this value for the COMPD comparator is equal to tDDMAX . So, by
assuming the use of identical comparators for both branches, the maximum delay
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that the comparator is allowed to have is tDUMAX . By decreasing the frequency of
the measurement signal we can avoid the problems that the response delay of the
comparator creates. On the other hand, a higher frequency for this signal will result
in a higher DC level at the output of the error detector circuit and it will enable us
to detect smaller timing errors (the resolution will increase). So, it is a wise idea not
to decrease the frequency more than what is needed. In the simulations performed
in the next part, the response delay of the comparators is assumed to be 50ps and
a frequency of 5GHz is selected for the measurement signals.
In Figure 31 we can see that the timing error detector circuitry has two branches.
Even if we use identical comparators for both branches and design the layout such
that the signal paths for both branches have exactly the same lengths, still there
is this probability that some timing diﬀerence is created between them during fab-
rication process. And in the case of having some timing diﬀerence between two
branches, the signals will not be exactly as what is illustrated in Figure 33. Now the
question is whether it aﬀects the functionality of this circuit or not. Fortunately,
even in this case, still the power of the output signal is in direct relation with the
timing error of the two cells under measurement. This issue is considered in the
following:
There might be two cases; either the branch including COMPU comparator has
some delay with respect to the other branch, or vice versa. The wave forms for
these cases are illustrated in ﬁgures 34 and 35 respectively. In each case we have
investigated the problem for two possibilities; either this timing diﬀerence between
two branches is less than the timing error between two cells under measurement,
or it is larger than that. The output of the error detector circuitry for the ﬁrst
possibility is illustrated in ﬁgures 34-e and 35-e. We can see that although the
signal is not symmetric like what we had in Figure 33, but still by increasing the
timing error between two cells (i.e. D), the width of both pulses will increase. The
output of the detector circuitry for the second possibility is illustrated in ﬁgures 34-g
and 35-g. The negative pulse will be eliminated by the diode and only the positive
pulse will contribute to the level of the DC voltage at the output. We can see that
the width of this pulse (d2+D) is in direct relation with the timing error of the two
cells (D). However, in this case we are losing the contribution of one of the pulses
which, at least theoretically, will decrease the resolution of the error detector unit.
So, although this error detector circuit will work even in the case that there is some
timing diﬀerence between its two branches, for getting the best result, the target at
the design level should be to not have any timing diﬀerence between two branches.
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DAC_Out
[a]
COMPD_Out
[b]
COMPU_Out
[c]
COMPU_Out
delayed by d1
(d1<D)
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[g]
d2+D
d2-D
d2
D+d1 D-d1
d1
D
Figure 34: the waveforms by assuming the upper branch of the error detector has
some delay with respect to the downer branch (D: timing diﬀerence between two
cells of the DAC. d1 and d2: the amount of delay that the upper branch has with
respect to the downer branch)
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Figure 35: the waveforms by assuming the downer branch of the error detector has
some delay with respect to the upper branch (D: timing diﬀerence between two cells
of the DAC. d1 and d2: the amount of delay that the downer branch has with respect
to the upper branch)
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3.2.2 Simulation results
The error detector in Figure 31 was simulated in Eldo. The input signal to the
detector was a 5GHz signal with a timing error of 5ps between two cells. A response
delay of 50ps was selected for the comparators. A value of 30pF was given to CS
and 10KOhms to RS. The simulation results are presented in ﬁgures 36 and 37:
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Figure 36: Simulation results for the circuit of Figure 31, with 5pS timing error
between two cells
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Figure 37: The DC voltage at the output of the error detector
This simulation was done for some other values of timing error as well. The
results are presented in Table 2:
Timing error between two cells The DC voltage at the output of error detector
1 PS 191 mV
2 PS 216 mV
3 PS 243 mV
4 PS 274 mV
5 PS 289 mV
Table 2: Simulation results for the error detector unit
3.3 Delay unit
The ﬁrst structure that we tried for the delay unit is illustrated in Figure 38:
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Figure 38: The primary idea for the delay unit structure
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In order to investigate the performance of this structure, we gave a rectangular
pulse train to its input and measured the time delay it would take for the pulse
to appear at the output. We measured this time delay for diﬀerent states of the
switches. The pulses were ﬂuctuating between 0 and 1.2V. We deﬁned the reference
point for measuring the time delays, the moment when the pulse passes the midpoint,
i.e., 0.6V. We measured the time delay for both the rising and falling edges of the
pulse. This issue is illustrated in Figure 39:
Vin
Vout
0
0.6V
1.2V
0
0.6V
1.2V
tDR tDF
Figure 39: Time delay deﬁnitions for investigating the performance of the delay unit
The measured time delays are presented in Table 3:
Number of capacitor pairs connected 0 1 2 3 4 5 6
Delay added to the rising edge of the
pulse; tDR (pS)
32 35 38 42 46 50 54
Delay added to the falling edge of the
pulse; tDF (pS)
31 34 37 39 42 45 48
tDR − tDF (pS) 1 1 1 3 4 5 6
Table 3: Measured delay times of the delay unit of Figure 38
We can see that for the case of having 0, 1, and 2 capacitor pairs connected the
delay for the rising edge is just 1pS more than for the falling edge. But, as the
number of capacitor pairs becomes more, this diﬀerence increases, such that for the
case of having all capacitor pairs connected, this number is 6pS. This diﬀerence is
something not acceptable and makes problems in the performance of the DAC. We
expect the delay unit to add the same delay to both edges of a signal, otherwise
that signal will be changed.
The cause for this behavior of this delay unit, is the wide range of the load for
the ﬁrst inverter; which varies between 0 to 6 capacitor pairs. The inverter is not
capable of maintaining a linear behavior for such a large range. In order to solve
this problem, we added two more inverters between the inverters of the delay unit
in Figure 38, as illustrated in Figure 40:
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Figure 40: Improved delay unit
In this way, the range of the load for the ﬁrst three inverters varies between
0 to 2 capacitor pairs, which is much more smoothened compared to the case of
previous structure. The delay times created by this structure for diﬀerent states of
the switches, was measured. The results are illustrated in Table 4 1:
Number of capacitor pairs con-
nected
0 1 2 3 4 5 6
Delay added to the rising edge
of the pulse; tDR (pS)
58.6 62.4 66.7 70.9 74.7 78.7 81.9
Delay added to the falling edge
of the pulse; tDF (pS)
59.1 63 66.9 71.2 75.7 78.5 80.8
tDR − tDF (pS) -0.5 -0.5 -0.2 -0.3 -1 0.2 1.1
Table 4: Measured delay times of the delay unit of Figure 40
We can see that the performance of the circuit has improved signiﬁcantly. In
most cases the diﬀerence between the delay added to the rising edge and the falling
edge is less than 1pS. The worst case which is 1.1pS, belongs to the state that all
6 capacitor pairs are connected. Having all capacitor pairs connected means that
both capacitor pairs before the ﬁnal inverter are also connected. This fact decreases
the slop of the pulse at the input of the ﬁnal inverter, and just one inverter does
not improve it well. In other words, by adding another inverter (or two, for having
the same pulse at the output as it is at the input), after the ﬁnal inverter in Figure
40, we can even decrease this 1.1pS to less than 1pS.2 In addition, tuning the size
of transistors might improve the accuracy of the circuit even more.
The resolution of the delay unit of Figure 40 is about 4 pS. This can be changed
by changing the size of capacitors.
1The results in this table are not rounded as it was in Table 3, and are written in the tenth of
picoseconds resolution
2We simulated this idea and the results were approving it
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4 Implementation and simulation results
This chapter includes two part; "Implementation" and "Calibration process and
simulation results". In the ﬁrst part the circuit diagram of the implemented DAC
with all the details is presented. In the second part after giving an explanation
about the calibration process and performed simulation, the simulation results are
presented.
4.1 Implementation
In ﬁgures 41 to 46 you can see the diagram of the designed DAC:
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Figure 41: The whole DAC and error correcting unit
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Figure 42: Unit cell
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Figure 43: The ﬂip-ﬂops inside unit cell (the length of all transistors is 0.06um)
IN OUT
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Figure 44: The inverter inside unit cell (the length of all transistors is 0.06um)
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Figure 45: Timing Error Detector3
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Figure 46: The delay unit
3If the DAC structure is thermometer coded, VU and VD will be constant for any pair of
branches that are to be calibrated. But, if it is binary coded, the optimum value of VU and VD
will be diﬀerent for any selected pair of branches. In the case of the simulations done in this work,
the DAC was binary coded and the calibration was done between branches 8 and 9. The values
selected for VU and VD were 2.3V and 1.9V , respectively
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4.2 Calibration process and simulation results
For calibrating the DAC, a calibration process should be performed at start up of
the IC. Then the position of the switches of the delay units of all branches will be
saved in a memory and will be applied to the switches during normal work of the
DAC.4 The calibration process is as follows:
One branch will be selected as the reference branch. Half of the capacitor pairs
of the delay unit of this branch will be included in the circuit and half of them will
be disconnected. In the case of this design it means 3 pairs of capacitors. Now, other
branches should be calibrated with respect to this branch one by one. So, we choose
one of the other branches and after calibrating that we continue with the remaining
branches in the same way. We disconnect all the capacitors of the delay unit of the
branch that we are going to calibrate. Then we apply two synchronized pulses to
this branch and the reference branch (The input to other branches are zero). Now,
we measure the DC voltage at the output of the timing error detector circuit and
record it. Then we involve one pair of the capacitors of the delay unit of the branch
that is under calibration and record the DC voltage at the output of the timing error
detector unit again. We continue like this until all six pairs of capacitors of the delay
unit of the branch that is to be calibrated are connected. Now, by comparing the
recorded DC voltages, we choose the state as the best calibrated state that has
resulted in minimum DC voltage. We do the same procedure for the rest of the
branches.
We designed the circuit of Figure 41 in eldo, in 65nm CMOS technology. The
DAC was intended to work with 2GHz, binary coded input. In order to show the
performance of the design, we inserted a delay of 8pS in branch 9, as depicted in
the ﬁgure below:
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Figure 47: Unit cell of branch 9 with 8pS inserted delay
Then by choosing branch 8 as the reference branch, we tried to calibrate branch
9 with respect to it. So, we connected 3 of 6 capacitor pairs of the delay unit of
4Obviously, in this simulation we have not designed the memory and the task for this part is
done manually
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branch 8. In this simulation for the case of simplicity, we didn't insert timing error
to branches 1 to 8. So, they are already all calibrated with respect to each other.
So, in order to not ruin their calibration, we connected 3 of 6 capacitor pairs of each
of the delay units of branches 1 to 7 as well.
By referring to Table 4 we can see that delay units of branches 1 to 8 add a delay
of approximately 71pS to the signal ﬂow. For compensating the 8pS delay that is
inserted in branch 9, the delay that the delay unit of this branch adds, should be
8pS less than other branches, i.e., 63pS. In Table 4 we can see that for the case
of having one capacitor pair connected, the delay created by the delay unit will be
approximately 63pS. So, we expect the calibration process to return minimum DC
voltage for the case of one capacitor pair connected. The calibration process was
done. Its results are tabulated below:
Pairs of capacitors connected in
the delay unit of branch 9
The DC voltage at the output of
the error detector
0 139 mV
1 129 mV
2 145 mV
3 146 mV
4 144 mV
5 165 mV
6 162 mV
Table 5: Calibration process results
As it was expected, we can see that we have got the minimum DC voltage for
the case of having one capacitor pair connected.
In order to show the performance of the circuit, we gave two signals as input to
the DAC and measured the output before and after calibration.
One of the inputs was a 26MHz sinusoid with a digital data rate of 2GHz (2 G
Samples/Second). In Figure 48 you can ﬁnd the output of the DAC to this signal
in time domain, before and after calibration. We can see how the calibration has
decreased the amplitude of the glitches caused by timing error in branch 9. In
Figure 49 the output of the DAC to this signal in frequency domain, before and
after calibration, is illustrated. We can see how the noise ﬂoor has decreased after
calibration.
The other input was a 20MHz wide-band signal at the carrier frequency of 2GHz.
The output of the DAC for this case, both before and after calibration, is illustrated
in ﬁgures 50 and 51. The ﬁrst one is in time domain and the second one, in frequency
domain. In time domain, we have zoomed in a short range of time in order to give
a clearer view of the glitches. You can see that in the frequency response ﬁgure,
the amplitude of the signal at the ﬁrst harmonic and the second biggest component
(excluding harmonics) is illustrated. So, the SFDR before and after calibration is
64.39dB and 67.55dB , respectively. So, we can see that calibration has resulted in
3.16dB increase in SFDR.
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Figure 48: Time response of the DAC to a tone; (a) Before calibration (b) After
calibration
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Figure 49: Frequency response of the DAC to a tone; (a) Before calibration (b) After
calibration
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Figure 50: Time response of the DAC to the wide-band signal; (a) Before calibration
(b) After calibration
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Figure 51: Frequency response of the DAC to the wide-band signal; (a) Before
calibration (b) After calibration
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5 Conclusions
The question of this thesis was ﬁnding a solution for the problem of glitches that
appear at the output of the DACs that work at high frequencies, due to the timing
error among diﬀerent branches. A solution for this problem was introduced in this
thesis. This approach can be brieﬂy explained as follows:
We insert conﬁgurable delay blocks in all branches. The delay these blocks
generate can be changed by a digital control voltage. Through a calibration process
we give speciﬁc pulses to the branches and measure their timing error with respect
to each other. This timing error measurement is done through a block called timing
error detector. The circuit designed for timing error detector unit has a proper
resolution and accuracy and is designed in a way that its performance is not aﬀected
by the timing error it might generate itself. Then by changing the control voltage
to the delay blocks of the branches we try to minimize their timing error.
A 10 bit binary coded DAC was designed in 65nm technology in eldo simulator.
We created a timing error of 8pS in the MSB branches and calibrated it through
the approach explained above. We tried to check the eﬃciency of this approach
by giving a a 26MHz tone and a 20MHz wide-band signal to the DAC, before and
after calibration. The carrier frequency of both signals was 2GHz. In both cases the
amplitude of the glitches in time domain had decreased signiﬁcantly after calibration.
There was a notable decrease in the noise ﬂoor of the output for the tone after
calibration and the SFDR of the output for the wide-band signal was increased by
about 3.2dB after calibration.
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6 Appendix A- Dynamic ﬂip-ﬂops
The circuit diagram of the ﬂip-ﬂop used in this DAC is illustrated in Figure 52.
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Figure 52: The circuitry of the ﬂip-ﬂop used in this thesis
It is a True Single Phase Clock (TSCP) ﬂip-ﬂop; meaning that it doesn't need the
invert of clock for its operation [24]. It assures us from not suﬀering any problems
caused by the timing delay between CLK and CLK'. We can see that this ﬂip-ﬂop,
in contrast with classic ﬂip-ﬂops, has no feedback. So, the question that might arise
is "how does it memorize the previous state?". It memorizes the previous state
by storing it in the parasitic capacitors of the circuit. These kinds of ﬂip-ﬂops are
called dynamic ﬂip-ﬂops. The advantage of them over ﬂip-ﬂops with feedback is
their higher speed. But, these ﬂip-ﬂops do not work correctly at very low clock
frequencies. It is because their parasitic capacitors will lose their charge [25]. In the
following we have analyzed how this ﬂip ﬂop works.
An appropriate way for analyzing dynamic ﬂip-ﬂops is to ﬁrst analyze the ﬂip-
ﬂop in diﬀerent stable states and then investigate what happens during transitions
from one state to another one. In the case of this ﬂip-ﬂop, considering the values of
Data and Clock inputs, we will have four diﬀerent states. They are illustrated and
analyzed in ﬁgures 53 to 56.
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Figure 54: Data=0, CLK=1
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Figure 55: Data=1, CLK=0
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Figure 56: Data=1, CLK=1
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In these ﬁgures the sign ∼ stands for a ﬂoating voltage. Nodes speciﬁed with
this sign are in a condition that the circuit is not forcing any speciﬁc voltage value
to them. So, due to the parasitic capacitors existing at these nodes, they will reserve
the voltage value that they had in the previous state of the circuit.
Now, for example, let's consider the case that the input goes from 0 to 1 while
the clock is 1. This ﬂip-ﬂop is a falling edge ﬂip-ﬂop. So, for this transition we
expect to see no change at the output. This transition means the change of state
from Figure 54 to 56. We can see that in Figure 56 the voltages of the output and
NETC are ﬂoat. So, the voltages of these nodes will be reserved from the previous
state, which means the output will be 0 and NETC will be 1. Now, if a falling
edge on clock signal happens, we expect the output to be updated from 0 to 1. This
transition means the change of state from Figure 56 to 55. We can see that in Figure
55 the voltage of NETA is ﬂoat. So, it will inherit the voltage of this node in the
previous state, i.e., 0. This will cause the transistor M5 to conduct and change the
voltage of NETB to 1. Having 1 at NETB, M9 will conduct which will result in the
change of NETC to 0 and consequently, output to 1.
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7 Appendix B- Comparison between the output of
RF-DAC transmitter and DCT
The drawback of the RF-DAC architecture, compared to DCT is that the output
will have more high frequency components. So, nice ﬁltering is needed. The reason
is that in RF-DAC we are creating pulses as the carrier signal while in DCT it is
sinusoid. In ﬁgures 57 and 58 the output of a DCT and RF-DAC for the case of one
dimensional modulation (i.e., we have just the I signal) is presented.
Figure 57: Amplitude modulated signal by DCT
Figure 58: Amplitude modulated signal by RF-DAC
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